T Agrawal,
A Kumar, A Bhardwaj… - … Conference on I …, 2018 - ieeexplore.ieee.org
In this paper, ad flip= flop is designed using Xilinx ISE design suite 14.2. The language used
is Verilog. The flip flop designed is FPGA based and will be dissipating the minimum amount …