Architecture and instruction set to support interruptible floating point division

PV Pillai, V Natarajan, A Tessarolo - US Patent 10,635,395, 2020 - Google Patents
A processor (and method) includes a core that performs a floating point division through
execution of various instructions. The instructions include a sign, exponent, and mantissa …