G Monté, B Antaki, S Patenaude… - … 19th IEEE VLSI Test …, 2001 - ieeexplore.ieee.org
A methodology to characterize thoroughly the defective behavior of CML bipolar gates has
been developed. This methodology produced data suitable to guide design for testability in …