K Tanaka, T Morita, H Umeda, S Kaneko… - Applied Physics …, 2015 - pubs.aip.org
Current collapse is suppressed up to 800 V of drain voltage in our proposed device, Hybrid-
Drain-embedded Gate Injection Transistor (HD-GIT), where an additional p-GaN layer is …