W Li, F Li, J Liu, H Li, Z Wang - 2017 IEEE Asian Solid-State …, 2017 - ieeexplore.ieee.org
A 13-bit 160MS/s hybrid ADC in 65 nm CMOS is presented in this paper. By combining the
pipelined, flash and SAR architectures, a hybrid ADC architecture is proposed to improve …