W Verhaegen, G Van der Plas… - Proceedings. 15th IEEE …, 1997 - ieeexplore.ieee.org
An algorithm for the generation of tests for analog integrated circuits is proposed. It starts
from a generated fault list and ranges specified by the user and determines optimal test …