H Barowski, HD Folberth, J Keinert,
S Saha - US Patent 9,910,948, 2018 - Google Patents
Generating a layout of an integrated circuit chip area from a description of an integrated
circuit (IC). The description includes a register-transfer-level (RTL) design. The RTL design …