M Karunaratne, A Sagahayroon… - … Midwest Symposium on …, 2005 - ieeexplore.ieee.org
Testing of digital circuits has traditionally been done using fault models at the gate level or
below. Use of these lower level fault models adds complexity and delays testing efforts to …