H Biswas, CH Wang, LIN Chin-Shen… - US Patent 11,727,183, 2023 - Google Patents
A method (of fabricating a power grid (PG) arrangement in a semiconductor) includes:
forming a first layer including conductive lines (C_1st lines) which include interspersed …