M Vujkovic,
C Sechen - Proceedings of the 2002 IEEE/ACM international …, 2002 - dl.acm.org
An effective way to compare logic techniques, logic families, or cell libraries is by means of
power (or area) versus delay plots, since the efficiency of achieving a particular delay is of …