YS Lai, PC Yang, CL Yeh - Microelectronics Reliability, 2008 - Elsevier
In this study, reliability performances of board-level chip-scale packages subjected to four
JEDEC drop test conditions: A (500G; 1.0 ms), B (1500G; 0.5 ms), F (900G; 0.7 ms), and H …