JP Pereira, RR Roy, V Srinivasan, S Khanna… - US Patent …, 2007 - Google Patents
A digital signal processor having priority logic coupled to an array of storage elements, the
priority logic to provide to a priority signal lines an indication of a location of a particular …