K Fujiwara, H Fujiwara, H Tamamoto - IPSJ Transactions on System …, 2013 - jstage.jst.go.jp
Scan design makes digital circuits easily testable, however, it can also be exploited to be
used for hacking the chip. We have reported a secure and testable scan design approach by …