This work presents an approach to use a last-level cache (LLC) in a memory hierarchy for
cache-coherent real-time multicores that delivers a low worst-case latency (WCL) and higher …