HT Vergos,
D Bakalis - Journal of Circuits, Systems, and Computers, 2010 - World Scientific
It is shown that a diminished-1 adder, with minor modifications, can be also used for the
modulo 2n+ 1 addition of two n-bit operands in the weighted representation, if the sum of its …